Firmware Engineer with seven years of experience in multiple phases of the Firmware and ASIC development cycle. Demonstrated skills in system analysis, Firmware and microcode development, FPGA bringup and ASIC design and verification.
MTS @ From April 2015 to Present (9 months) Staff Firmware Engineer @ - FPGA advance development effort
- Production FW development
- Power throttling/profiling
Firmware Engineer with seven years of experience in multiple phases of the Firmware and ASIC development cycle. Demonstrated skills in system analysis, Firmware and microcode development, FPGA bringup and ASIC design and verification.
MTS @ From April 2015 to Present (9 months) Staff Firmware Engineer @ - FPGA advance development effort
- Production FW development
- Power throttling/profiling on 12G SAS Enterprise Level SSDs From September 2012 to April 2015 (2 years 8 months) Senior Firmware Engineer @ - Flash Channel microcontroller assembly and FW Development
- Performance Improvement Group – CellCare Technology
- Verification testbench for the flash controller From May 2010 to September 2012 (2 years 5 months) ASIC Engineer @ - ASIC Verification and testbench development
- Firmware Development for Performance Modeling
- Block/System level simulations and Emulation Platform From June 2007 to May 2010 (3 years)
MS, Electrical Engineering @ University of Southern California From 2006 to 2008 B.E, Electrical and Electronics Engineering @ Birla Institute of Technology and Science, Pilani From 2002 to 2006 Divya Reddy is skilled in: Assembly Language, Firmware, SSD, Flash Memory, FPGA, Simulations, C, Debugging, MIPS, ASIC, ARM, Embedded Systems, Verilog, Emulation, RTL coding
Looking for a different
Divya Reddy?
Get an email address for anyone on LinkedIn with the ContactOut Chrome extension