Peer Schmitt
FPGA technologist at ADICSYS | France
Engage
candidates 10x faster
Enjoy unlimited access and discover candidates outside of LinkedIn
Trusted by 1.4M users from 76% of Fortune 500 companies
The most accurate data ever
CCPA Compliant
GDPR Compliant
150M
Personal Emails
200M
Work Emails
100M
Direct Dials
250M
Professional Profiles
40M
Company Profiles
Find anyone, anywhere
with ContactOut
today
Making remote or global hires?
Connecting
with key decision-makers? We can help.
- 40 emails / month
- 3 phone numbers / month
- Works on standard LinkedIn only
-
Work emails, personal emails,
mobile numbers
No credit card required
FPGA technologist at ADICSYS in February 2011 to Present
FPGA architect and team lead at Abound Logic in October 2006 to May 2010
ASIC design & FPGA architect at Mentor graphics in July 2001 to September 2006
ASIC design engineer at Intel Corp. in December 1999 to June 2001
ASIC design engineer at BULL in January 1999 to December 1999
See more
See less
Isep - École d'ingénieurs du numérique, MSEE, October 1994 to October 1997
Lycee Chaptal Paris, Cl. Prep., October 1992 to October 1994
Lycee Gaston Bachelard, Bac C, October 1989 to October 1992
See more
See less
Ingénierie
Recherche et développement (R et D)
Électronique numérique
Spécifications
Adaptabilité
Communication visuelle
Communication interne
Design architectural
Langages de programmation
Architecture technique
Communication stratégique
Cadence Encounter
Communications professionnelles
Communication écrite
Conception technique
Langues étrangères
Modélisation et simulation
Communication
Apprentissage auto-dirigé
Compétences interpersonnelles
Synthèse
Communication interpersonnelle
CAD
RTL design
Physical Design
SoC
FPGA
Digital Design
ASIC
Verilog
Static Timing Analysis
EDA
Timing Closure
IC
LVS
Physical Verification
Circuit Design
TCL
VHDL
Low Power Design
DFT
ModelSim
RTL coding
Functional Verification
Floorplanning
Logic Design
VLSI
Debugging
Semiconductors
Primetime
Simulation
CMOS
Timing
ATPG
Perl
Signal Integrity
DRC
Integrated Circuit Design
Emulation
SystemVerilog
Cadence
Logic Synthesis
System Architecture
Integrated Circuits (IC)
RTL Design
System on a Chip (SoC)
See more
See less
What is Peer Schmitt email address?
Email Peer Schmitt at [email protected] and [email protected]. This email is the most updated Peer Schmitt's email found in 2026.
What is Peer Schmitt phone number?
Peer Schmitt phone number is +33660553168.
How to contact Peer Schmitt?
To contact Peer Schmitt send an email to [email protected] or [email protected]. If you want to call Peer Schmitt try calling on +33660553168. (updated on November 15, 2025)
What company does Peer Schmitt work for?
Peer Schmitt works for ADICSYS
What is Peer Schmitt's role at ADICSYS?
Peer Schmitt is FPGA technologist
What industry does Peer Schmitt work in?
Peer Schmitt works in the Semiconductors industry.
Peer Schmitt Email Addresses
Peer Schmitt Phone Numbers
Get a free list of similar prospects, filtered by title, company, or industry.
Build your Prospect ListPeople like Peer Schmitt
FPGA Engineer at Keysom
FPGA Engineer at Keysom
Graduate FPGA Engineer for CPU Verification at Arm
FPGA at Safran
FPGA Software Engineer at Intel Corporation
Ingénieur développement FPGA at SCALINX
FPGA Design Engineer at REFLEX CES
FPGA Engineer at SERMA INGENIERIE
Ingenieur conception FPGA at REFLEX CES
Développeur FPGA / FPGA Developer at Elsys Design
Attachée Affaires Réglementaires Cosmétiques at CLEAR
Juriste Senior Corporate at CHANEL
Show more
Show less