Dharmesh Gurjar
Senior Design Verification Engineer at Qualcomm | Surat, Gujarat, India
Dharmesh Gurjar’s Email & Phone Number
VerifiedFree account · No credit card · 5 profiles/month
Senior Design Verification Engineer at Qualcomm in December 2024 - Present
Design Engineer II at Cadence Design Systems in March 2023 - December 2024
ASIC Design Verification Engineer at eInfochips (An Arrow Company) in August 2021 - March 2023
Project Trainee -ASIC at eiTRA - eInfochips Training & Research Academy Ltd in January 2021 - July 2021
Training and Placement Cell Coordinator at The Maharaja Sayajirao University of Baroda in June 2019 - May 2020
The Maharaja Sayajirao University of Baroda, BE - Bachelor of Engineering, January 2016 to January 2020
P. P. SAVANI VIDHYA SANKUL, Higher Secondary, January 2014 to January 2016
Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems. Our design solutions, based on Cadence’s Intelligent System Design™ strategy, are essential for the world’s leading semiconductor and systems companies to build their next-generation products from chips to full electromechanical systems that serve a wide range of markets, including hyperscale computing, mobile communications, automotive, aerospace, industrial, life sciences and robotics. In 2024, Cadence was recognized by the Wall Street Journal as one of the world’s top 100 best-managed companies. Cadence solutions offer limitless opportunities—learn more at www.cadence.com.
Discover more about QualcommWhat is Dharmesh Gurjar email address?
Email Dharmesh Gurjar at [email protected] and [email protected]. This email is the most updated Dharmesh Gurjar's email found in 2026.
How to contact Dharmesh Gurjar?
To contact Dharmesh Gurjar send an email to [email protected] or [email protected].
What company does Dharmesh Gurjar work for?
Dharmesh Gurjar works for Qualcomm.
What is Dharmesh Gurjar's role at Qualcomm?
Dharmesh Gurjar is Senior Design Verification Engineer
