Yi Wu's Email & Phone - Oracle - Stanford, California

About Yi Wu

Senior hardware engineer at Oracle. I am a circuit engineer designing static random access memory (SRAM) and custom circuits for Oracles' leading edge SPARC microprocessor. My responsibilities include: (1) design the high-speed, high-performance and low-power SRAM blocks such as register files, caches, and CAMs for next generation SPARC processor (2) investigate the possible improvements for SRAM memory architecture and circuitry such as novel sensing schemes, read/write assistance, and process-tolerance circuits to ensure its functionality and reliability at cutting-edge nanotechnology nodes (3) study and finalize the SRAM block design by enhancing the back-end analysis accuracies and precisionsSenior Hardware Engineer @ From August 2013 to Present (2 years 5 months) Ph.D Student @ Ph.D Candidate at Prof. Philip Wong’s Research Group (http://nano.stanford.edu/). Ph. D thesis project includes: [1] Investigating the film properties of atomic-layer deposited Al2O3, HfO2 and their possibility to use as the resistive switching materials as well as the potential innovations to the resistance random-access memory (RRAM) structures. [2] Integration of CNT with RRAM: combine carbon nanotubes (CNT) with RRAM memory cells to achieve ultra-small memory active area and cross-bar memory array. From January 2009 to August 2013 (4 years 8 months) Summer intern as device engineer @ Ground rule validation infrastructure setup using statistical analysis tool SAS at 28G bluk CMOS device team. Project involves SAS programing and ground rule fail/pass mechanism analysis and comparison of different criteria. From June 2011 to September 2011 (4 months) Summer intern @ [1] Investigating the possible memory material combinations to achieve low switching current in RRAM devices as well as reducing the operation energy consumption. [2] Study the resistance switching bias polarity dependence of RRAM with electrode materials From June 2010 to September 2010 (4 months) TaiwanPh.D, Electrical Engineering @ Stanford University From 2010 to 2013 M.S., Electrical Engineering @ Stanford University From 2008 to 2010 B.S., Microelectronics @ Peking University From 2004 to 2008 Yi Wu is skilled in: SPICE, Matlab, Labview, Cadence, ALD, SAS, Agilent ADS, E-beam Evaporation, Semiconductors, Simulations, Verilog, Characterization, Nanotechnology, Cadence Virtuoso, Thin Films, Nanofabrication, Physics

Yi Wu’s Personal Email Address, Business Email, and Phone Number

are curated by ContactOut on this page.

Yi Wu's Work Experience

Oracle

Senior Hardware Engineer

August 2013 to Present

Stanford University

Ph.D Student

January 2009 to August 2013

IBM

Summer intern as device engineer

June 2011 to September 2011

Yi Wu's Education

Stanford University

Ph.D Electrical Engineering

2010 to 2013

Stanford University

M.S. Electrical Engineering

2008 to 2010

Peking University

B.S. Microelectronics

2004 to 2008

About Yi Wu's Current Company

Oracle

Frequently Asked Questions about Yi Wu

What company does Yi Wu work for?

Yi Wu works for Oracle

What is Yi Wu's role at Oracle?

Yi Wu is Senior Hardware Engineer

What is Yi Wu's personal email address?

Yi Wu's personal email address is w****[email protected]

What is Yi Wu's business email address?

Yi Wu's business email addresses are not available

What is Yi Wu's Phone Number?

Yi Wu's phone (213) ***-*210

What industry does Yi Wu work in?

Yi Wu works in the Internet industry.

Who are Yi Wu's colleagues?

Yi Wu's colleagues are Yuan G., Angela Lim, Myriel Cordova, Shihoko Pearce, Katharine Coombes, Emma Meheust, Megan Reddy, Ryan Vega, Nimesh Chakravarthi, and Jay R.

10x your recruitment & sales conversations

Contact over 200M professionals
instantly by email or phone. Reveal
personal & work email addresses, as
well as phone numbers accurately with
our ContactOut Chrome extension.