Design Verification Engineer at Microsoft
United States
Cavium Inc
Sr Engineer
December 2016 to July 2018
San Jose
Microsoft
Design Verification Engineer
sunnyvale california
Marvell Semiconductor
Senior Verification Engineer
July 2018 to August 2019
Santa clara california
Broadcom
Staff II Verification Engineer
January 2014 to December 2016
Santa Clara
Marvell Semiconductor
Design Verification Engineer
June 2011 to December 2013
Santa Clara
Sigma Designs
Asic Design Intern
September 2010 to June 2011
Milpitas
📖 Summary
Sr Engineer @ Cavium Inc From December 2016 to July 2018 (1 year 8 months) San JoseDesign Verification Engineer @ Microsoft sunnyvale californiaSenior Verification Engineer @ Marvell Semiconductor From July 2018 to August 2019 (1 year 2 months) Santa clara californiaStaff II Verification Engineer @ Broadcom ● Developed a UVM environment to extensively verify the glue logic around SATA, UART, I2C, RTCcomprising of AHCI driver, Test sequences, UVM register adapters, Device VIP’s, Scoreboard.● Functional and code coverage was analyzed for block closure.● Performed Gate level simulation for SATA, UART, I2C RTC controllers with TT and SS corners .Full Chip Testing (UVM, Systemverilog, C, Assembly, Perl)● Responsible for full chip level testbench development for basic access to SATA controller, UART, I2C,NAND, NOR, SPI controller block for ARM V8 32 core server processor.● Conducted Directed tests to verify DMA, NCQ transactions for SATA controllers at full chip level.● Verified Arbitration logic for I2C, Nor controllers between M3 and V8 processor at full chip level.● Created System level tests (device disable, device reset, pll frequency change) for PCIE, SATA, UART,I2C, NAND, NOR, SPI controller.● Assisted in bring up of SATA controller using AHCI Host Speed Bridge on Palladium.Post Silicon Validation ( Lecroy Analyzer for SATA, Totalphase I2C analyzer)● Successful loading of AHCI driver for SATA controller with help of LeCroy analyzer.● Devised Test strategy and test plans and executed the same for I2C controller with the help ofTotalphase I2C analyzer. From January 2014 to December 2016 (3 years) Santa ClaraDesign Verification Engineer @ Marvell Semiconductor ● Lead a team that was responsible for SOC level verification for flash controller (RTL and GATE).● Devised Testing Strategy and implemented plans, test scenarios to execute the logic verification flow ofASIC development cycle for flash controller.● Responsible for functional and code coverage and running regressions. From June 2011 to December 2013 (2 years 7 months) Santa ClaraAsic Design Intern @ Sigma Designs ● Assisted in DRC reporting and cleaning, LVS debugging at full chip (55nm) using Calibre DRC/LVS aswell as Quartz DRC.● Generating GDSII cut for IP review using calibre rve.● Created and maintain all the IP collateral and golden files for full chip place and route. From September 2010 to June 2011 (10 months) Milpitas
What company does Santosh Mundhe work for?
Santosh Mundhe works for Cavium Inc
What is Santosh Mundhe's role at Cavium Inc?
Santosh Mundhe is Sr Engineer
What industry does Santosh Mundhe work in?
Santosh Mundhe works in the Computer Hardware industry.
Extraversion (E), Intuition (N), Feeling (F), Judging (J)
1 year(s), 10 month(s)
Unlikely
Likely
There's 92% chance that Santosh Mundhe is seeking for new opportunities
Enjoy unlimited access and discover candidates outside of LinkedIn
One billion email addresses and counting
Everything you need to engage with more prospects.
ContactOut is used by
76% of Fortune 500 companies
Santosh Mundhe's Social Media Links
/company/m... /school/un...